1, Introduction
The reduction in the cost and time for development of LSIs has been a significant issue. Reconfigurable devices, which can implement digital systems required by users in the field, have high potential for solving such a issue. Fieldprogrammable gate arrays (FPGAs) are typical reconfigurable devices. FPGAs have grown in performance and functionality since they were developed more than ten years ago, and accordingly they have been used for various application instead of ASICs, not just for prototyping.
Dynamically reconfigurable processors (DRPs) have been recently developed [1]-[3] . DRPs have several properties which are different from those of fine grain devices such as FPGAs. One is that a DRP is in a coarse grain fashionit consists of an array of processor elements (PEs), and the function of PEs and the interconnects surrounding the PEs are configured by contexts (or configuration data). Another is its reconfigurability, i.e., a DRP can switch its functions dynamically during its execution by loading another context with a single (or a few) clock cycle. These properties suit applications such as mobile systems, digital audio visual systems, and network controllers [4] , [5] , requiring flexibility and performance as well as low power.
Testing of dynamically reconfigurable processors, as well as conventional digital LSIs, is important, but considerably complex. Like testing of , a DRP can be tested by repeating configurations of the system and applications of test data to the configured system. The time required for configuration of an FPGA is much larger than the cycle time of the configured system, and hence many literatures focused on reducing the number of configurations for reduction in the total test application time. Unlike FPGAs, however, a DRP can reconfigure itself dynamically at operational speed, and therefore, in order to perform test application for DRPs efficiently, an appropriate combination of the set of contexts and test data to be applied to the configured systems must be required.
Katoh and Ito [10] proposed a built-in self-test (BIST) design for processor elements in a DRP. In this method, they modify registers in a PE so that the registers can be linearfeedback shift registers (LFSRs) for test pattern generation and multiple-input signature registers (MISRs) with extra hardware overhead, and achieve small test application time.
In this paper, we propose a self-test method for testing PEs in DRPs without hardware overhead. We introduce a test frame, which is a fundamental structure of test confi gurations. A test frame consists of a test pattern generator (TPG), PEs under test (PEUTs) and response analyzers (RAs), which are all composed of PEs themselves. The pair of TPG and RAs tests multiple PEUTs simultaneously, and by switching several test frames, all the PEs in a DRP are tested. We discuss the relationship of the test frames to the number of contexts required for test and the test application time while exploring several designs of test frames, and show that our self-test method can achieve test application for DRPs without hardware overhead. Furthermore, we show that there exists an optimal test frame which minimizes the test application time for a given constraint.
Model of Dynamically Reconfigurable Processors
The model of dynamically reconfigurable processors considered in this paper is made by referring to a DRP-1 [1], [3] , which is a commercial coarse grain device. In the following discussion, we refer to our model of dynamically reconfigurable processors as a DRP for short. A DRP consists of an array of PEs (Processing Elements), as shown in Fig.1 (a) , whose functions and interconnection can be reconfigured dynamically, i.e., while processing data on each PE, the DRP can change all the functions implemented on the PEs and the network among the PEs at a single clock cycle. Figure 1 (b) shows the model of a PE. A PE has two 8-bit data inputs, one 8-bit data output and a fl ag input as well as a flag output, and includes an ALU for arithmetical and logical calculation, a DMU (Data Manipulation Unit) for bit operations such as shifts and masks, and a register file. Each PE also has a set of instruction registers. An instruction register can store a configuration data of its function as well as interconnection of surrounding buses. All the PEs are controlled by the state transition controller (STC). The STC broadcasts a context number to all the PEs simultaneously. The context number is used as a pointer to the instruction register. Each PE is configured according to the content of the register pointed by the context number, and its configuration as well as the connection to other PEs are changed at every clock cycle.
In the following discussion, concentrating the configuration of PEs for testing them, we do not make concrete assumption about the number of interconnects surrounding PEs and their switches. Also, we assume that the size of register file is not restricted, and the time required to execute any operation in a PE is a constant unit delay independent of the operation. 
